Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs

High-Bandwidth IP Solution Extends CXL Capabilities to Arm-Based Multi-Processor Core Designs

Highlights:

• DesignWare CXL IP supports AMBA CXS protocol to enable seamless integration with scalable Arm Neoverse Coherent Mesh Network
• The Synopsys CXL IP, operating at 32GT/s with 512-bit data width, supports all required CXL protocols and device types to meet specific application requirements
• The industry-first CXL IP complete solution encompasses configurable controller, 32GT/s PHYs in a range of FinFET processes, and verification IP

Recommended AI News: AI Startup Vestun Launches Hedge Fund Navigating Market Turbulence

Synopsys, Inc. announced that its DesignWare CXL Controller IP now supports the AMBA CXS protocol, enabling an efficient interface with the latest, highly scalable Arm Neoverse Coherent Mesh Network to provide an optimized multichip IP stack for a range of high-performance computing, datacenter, and networking system-on-chip (SoCs).

The DesignWare CXL Controller supports all the required CXL protocol types (.cache, .io, and .mem) and allows mixing multiple types within a single clock-cycle transfer for design flexibility. Support for CXS enables the extremely low-latency, high-bandwidth DesignWare CXL IP to extend its capabilities across Arm-based SoCs requiring cache coherency and fast chip-to-chip interconnects.

Recommended AI News: Expereo Acquires Globalinternet And Consolidates Global Leadership In Managed Internet Services Market

“The exponential growth in data creation, consumption, and processing is driving more cloud workloads to utilize domain specific acceleration, which demands a fast, efficient multichip interconnect to quickly move data,” said Dermot O’Driscoll, vice president of Product Management, Infrastructure Line of Business, Arm. “Our successful collaboration with Synopsys enables an optimized, ready-to-go CXL IP stack to meet the diverse multichip latency and bandwidth needs for a range of Arm-based server host and end-point solutions.”

“High-performance computing applications such as AI accelerators, networking, and hyperscale data centers require coherent interfaces that enable high-speed, efficient communication between on- and off-chip protocols,” said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. “By providing support for the AMBA CXS protocol, designers can easily interface Synopsys’ DesignWare CXL IP to the Arm Coherent Mesh Network platform to meet the high-bandwidth requirements of their data-intensive Arm-based SoC designs.”

Recommended AI News: Clinton Foundation And Verizon Partner To Promote Student Social Impact Innovation