Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio

Latest additions enable comprehensive and fast verification to ensure SoCs meet the latest standard specifications

Cadence Design Systems, Inc. announced the availability of 15 new Verification IP (VIP) solutions that enable engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols. The new Cadence VIP offerings empower customers to confidently develop their next-generation industrial, automotive, hyperscale data center and mobile SoCs while keeping pace with the latest industry standards, including LPDDR5x, MIPI CSI-2 4.0 and UFS 4.0, and the newest versions of the USB4, Arm AMBA 5 CHI and GDDR interfaces.

Latest Aithority Insights: Top Skills Needed to Become an AI Engineer

“STMicroelectronics has successfully utilized a broad range of Cadence VIP, including Arm AMBA, Memory Models, MIPI I3C and CSI-2, eUSB2 and the advanced Cadence System VIP solution, which enabled us to deliver industry-leading solutions for key projects, including ST Industrial MCUs and MPUs”

The new Cadence VIP offer customers a comprehensive verification solution for the most complex protocols. Cadence customers have access to a consistent API across all VIP with complete bus function models (BFMs), integrated protocol checks and coverage models, facilitating rapid adoption. The VIP support multiple application areas and specifications, including:

• Industrial:
  • MIPI I3C^sm 1.1
  • MIPI CSI-2 4.0
  • eUSB2 1.2
• Automotive:
  • MIPI A-PHY^sm 1.0
  • MIPI DSI-2^sm 2.0
  • Flash ONFI 5.0
  • CAN XL
• Hyperscale data center:
  • CCIX 2.0
  • Latest version of AMBA CHI
  • Latest version of GDDR
• Consumer and mobile:
  • DisplayPort 2.1
  • Ethernet 5G
  • LPDDR5x
  • Latest version of USB4
  • UFS 4.0

All Cadence VIP solutions include Cadence TripleCheck technology, which provides users with a specification-compliant verification plan linked to comprehensive coverage models and a test suite to ensure compliance with the interface specification. The new VIP also support the expanded Cadence System-Level Verification IP (System VIP), which provides SoC-level test libraries, performance analysis, and data and cache coherency checkers.

Top Machine Learning Insights: LivePerson Collaborates with UCSC to Build the Future of Natural…

“STMicroelectronics has successfully utilized a broad range of Cadence VIP, including Arm AMBA, Memory Models, MIPI I3C and CSI-2, eUSB2 and the advanced Cadence System VIP solution, which enabled us to deliver industry-leading solutions for key projects, including ST Industrial MCUs and MPUs,” said Philippe d’Audigier, system-on-chip hardware design director at STMicroelectronics. “Cadence continues to deliver new VIP offerings and advanced SoC verification technologies that support the latest standards. We look forward to continuing our collaboration to develop our next-generation products.”

“As requirements evolve and demand increases for higher bandwidth, lower power and more effective cache coherency management, new protocols arrive to address these issues,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “By introducing these 15 new VIP, Cadence provides customers with solutions that ensure they can keep up with evolving standards. Our customers can confirm their designs comply with the standard specifications and application-specific timing, power and performance metrics, providing the fastest path to IP and SoC verification closure.”

Read More About Aithority News : Synopsys Launches the Era of Smarter SoC Design with ML-Driven Big Data Analytics Technology

[To share your insights with us, please write to sghosh@martechseries.com]