Artificial Intelligence | News | Insights | AiThority
[bsfp-cryptocurrency style=”widget-18″ align=”marquee” columns=”6″ coins=”selected” coins-count=”6″ coins-selected=”BTC,ETH,XRP,LTC,EOS,ADA,XLM,NEO,LTC,EOS,XEM,DASH,USDT,BNB,QTUM,XVG,ONT,ZEC,STEEM” currency=”USD” title=”Cryptocurrency Widget” show_title=”0″ icon=”” scheme=”light” bs-show-desktop=”1″ bs-show-tablet=”1″ bs-show-phone=”1″ custom-css-class=”” custom-id=”” css=”.vc_custom_1523079266073{margin-bottom: 0px !important;padding-top: 0px !important;padding-bottom: 0px !important;}”]

Astera Labs Welcomes Establishment of New UCIe Chiplet Interconnect Standard

Plans to leverage PCIe® and CXL™ connectivity expertise to enable emerging Universal Chiplet Interconnect Express ecosystem

Astera Labs, a pioneer in connectivity solutions for intelligent systems, welcomes the establishment of Universal Chiplet Interconnect Express (UCIe), an open industry standard that offers high-bandwidth, low-latency, power-efficient, and cost-effective connectivity between chiplets at the package level. The UCIe 1.0 Specification covers the die-to-die I/O physical layer, die-to-die protocols, and software stack, leveraging the well-established PCI Express® (PCIe®) and Compute Express Link™ (CXL™) industry standards.

“We are excited to support this new industry effort with our proven expertise in intelligent CXL and PCIe interconnects and look forward to expanding our purpose-built connectivity solutions portfolio to include products based on the UCIe standard.”

“The new UCIe specification enables innovative chiplet solutions to optimize power, performance, cost, and time to market of large SoCs for data centers as well as enhanced resource sharing and pooling across servers,” said Jitendra Mohan, CEO, Astera Labs. “We are excited to support this new industry effort with our proven expertise in intelligent CXL and PCIe interconnects and look forward to expanding our purpose-built connectivity solutions portfolio to include products based on the UCIe standard.”

Related Posts
1 of 1,262

Recommended AI News: Moloco Names Dharti Patel as Chief Accounting Officer

The UCIe specification defines the complete standardized die-to-die interconnect and compliance testing that will enable end users to easily mix and match chiplet components from a multi-vendor ecosystem for System-on-Chip (SoC) construction, including customized SoCs. ​

“UCIe is the culmination of learnings over many years implementing on-package interconnects and the time is right for industry standardization,” said Dr. Debendra Das Sharma, Intel Senior Fellow. “We are excited that Astera Labs is joining the consortium and working to develop products such as UCIe Retimers and UCIe Memory Accelerators.”

Recommended AI News: Blackline Safety Acquires IoT Expert Swift Labs to Expand Connected Worker Portfolio

[To share your insights with us, please write to sghosh@martechseries.com]

Comments are closed.