Lattice Shrinks Design Footprint and Cost, Boosts Reliability in Embedded Systems With SWA IP Solution
Solution Lets Developers Reduce the Number of Physical Connectors Required to Link Components and Boards in Systems
Lattice Semiconductor Corporation, the low power programmable leader, announced a Single Wire Aggregation (SWA) IP solution for reducing overall system size and BOM cost in industrial, consumer, and computing applications. The solution is a quick, easy, and innovative way for developers to use low power, small form factor Lattice FPGAs to dramatically reduce the number of board-to-board and component-to-component connectors in their embedded designs to increase reliability and reduce overall system footprint and cost.
“Developers are always looking for innovative ways to simplify and accelerate the development of embedded systems, while still maintaining the lowest BOM cost possible. Our new SWA solution meets all three of these needs by reducing the number of connectors in a system”
The connectors used to link circuit boards and modules in electronic systems are costly, take up valuable space in devices with tight form factors, and over time can degrade and negatively impact system reliability. Routing signals between multiple connectors on space-constrained circuit boards can create design challenges that increase overall time-to-market.
Recommended AI News: CenturyLink Helps Fuel Kid’s Bodies and Minds During Uncertain Times
“Developers are always looking for innovative ways to simplify and accelerate the development of embedded systems, while still maintaining the lowest BOM cost possible. Our new SWA solution meets all three of these needs by reducing the number of connectors in a system,” said Hussein Osman, Market Segment Manager, Lattice. “The solution is a strong fit for both novice and expert FPGA developers. Its pre-configured bitstreams help those new to FPGA-based design quickly configure an SWA application without requiring HDL coding experience, while the solution’s support for expanded parameterization makes it easy for FPGA experts to combine the Lattice SWA bitstreams with their own HDL code.”
Recommended AI News: Developer-Centric Application Security Company StackHawk Announces Its General Availability Launch
Featuring the extremely low power and small size Lattice iCE40 UltraPlus™ FPGA, the SWA solution provides the hardware and software developers require to implement a single wire interface capable of aggregating multiple common I/O (I2C, I2S, UART and GPIO) data streams between components and circuit boards in a system. Lattice currently offers the following aggregated I/O configurations in pre-configured bitstreams for fast application prototyping.
- Two I2S, an I2C peripheral, an I2C controller, and eight GPIO signals
- Six I2C controller and two GPIO signals
- One I2C controller and 12 GPIO signals
- Three I2C controller, two I2C peripheral, and 15 GPIO signals
- One I2S, one I2C controller, one I2C peripheral, and eight GPIO signals
Lattice customers requiring customized configurations can source them directly from Lattice technical support at no charge.
Recommended AI News: CAYIN Technology Presents Facial Detection Solution for Smarter Advertising
Comments are closed, but trackbacks and pingbacks are open.