Ethernity Networks, a leading supplier of data processing offload solutions on programmable hardware for accelerating telco/cloud networks, today introduced its ENET-D, an add-on Ethernet Controller technology to its ACE-NIC100 SmartNIC that efficiently processes millions of data flows and offers performance acceleration for networking and security appliances.
ENET-D is an Ethernet adapter and DMA (direct memory access) engine that eliminates the need for proprietary hardware on a network interface card. By fitting into various FPGAs and enabling customers to further avoid ASIC-based components, ENET-D advances complete disaggregation at the edge of the network.
Recommended AI News: NNT & Greenbone Networks Team Up to Provide Free-of-Charge Vulnerability Management to Essential Service Providers
This disaggregation adds flexibility to the network and saves operators significantly on operating expenses such as power consumption and physical space on the NIC. Moreover, because ENET-D is implemented on fully programmable FPGA hardware, it eliminates the need to replace monolithic ASIC-based hardware with upgrades or new devices that include a broader feature set. Replacing field-deployed hardware to support new functionality can cost up to five times the initial cost of the hardware itself.
ENET-D can be combined with Ethernity’s ENET Flow Processor and run on Ethernity’s cost-optimized and affordable ACE-NIC100 FPGA SmartNIC to deliver a complete Router-on-a-NIC with integrated Ethernet controller. It is capable of connecting to multiple virtual machines, containers, or virtual networking functions.
Recommended AI News: Tencent Sets Up US$100 Million Global Anti-Pandemic Fund to Support Fight Against COVID-19
“ENET-D is an important step toward supporting our current and future customers that are demanding further disaggregation of their 5G networks,” said David Levi, Ethernity Networks CEO. “This is an exciting technological development for our company in that we can now offer operators a complete Ethernet controller within the FPGA on our SmartNIC. This will significantly reduce their operating costs and eliminate ASIC vendor lock-in for the emerging edge compute market.”
Recommended AI News: Brain Simulator II Enables Evolution of Artificial Intelligence
Comments are closed, but trackbacks and pingbacks are open.