Artificial Intelligence | News | Insights | AiThority
[bsfp-cryptocurrency style=”widget-18″ align=”marquee” columns=”6″ coins=”selected” coins-count=”6″ coins-selected=”BTC,ETH,XRP,LTC,EOS,ADA,XLM,NEO,LTC,EOS,XEM,DASH,USDT,BNB,QTUM,XVG,ONT,ZEC,STEEM” currency=”USD” title=”Cryptocurrency Widget” show_title=”0″ icon=”” scheme=”light” bs-show-desktop=”1″ bs-show-tablet=”1″ bs-show-phone=”1″ custom-css-class=”” custom-id=”” css=”.vc_custom_1523079266073{margin-bottom: 0px !important;padding-top: 0px !important;padding-bottom: 0px !important;}”]

Lattice Expands ORAN Solution Stack with Precision Timing and Secure Synchronization Support for 5G+ Network Infrastructure

Lattice Semiconductor  the low power programmable leader,  expanded its Lattice ORAN solution stack to enable flexible, secure timing and synchronization for Open Radio Access Network (ORAN) deployments. Building on its existing control data security and low power hardware acceleration capabilities, Lattice ORAN now facilitates tight synchronization for ORAN fronthaul interfaces compliant with key IEEE (Institute of Electrical and Electronics Engineers) standards and ITU (International Telecommunication Union) profiles to enhance the stack’s ability to accelerate and secure current and next-gen customer applications.

Recommended AI News: T-Mobile Magenta Drive for BMW Powers America’s First 5G Connected Cars

With integrated mutual authentication to implement secure synchronization, the latest Lattice ORAN solution stack (v 1.1) includes support for:

  • IEEE Standards
    • IEEE Std 1588-2019 default profile​
    • IEEE Std 802.1AS-2020 for Time Sensitive Network (TSN)
  • ITU-T Telecom Profiles
    • Frequency synchronization (G.8265.1)​
    • Phase/time synchronization with full timing support (G.8275.1),​
    • Phase/time synchronization with partial timing support (G.8275.2)​
  • ITU-T Timing Characteristics of T-BC, T-TSC Class C (G.8273.2)

A new development platform based on Lattice FPGAs has also been added to the Lattice ORAN stack. The Secure Timing and Synchronization Kit with an FPGA board and timing-source board is designed to simplify testing, demonstration, and development of new telecommunications applications.

Related Posts
1 of 40,433

Recommended AI News: Mavenir Announces Business Communications Portfolio

For more information about the technologies mentioned above, please visit:

  • Lattice ORAN Solution Stack
    • Lattice Radiant Software
    • Lattice Propel Design Environment

Recommended AI News: Titaniam Announces Completion of Product Suite to Push Back on the Ransomware Problem

[To share your insights with us, please write to sghosh@martechseries.com]

Comments are closed.