Arasan announces its Total MIPI Soundwire IP Solution with the Launch of its Soundwire PHY IP

By AIT News Desk On Oct 4, 2021

Arasan Chip Systems, a leading provider of semiconductor IP for the IoT, mobile and automobile SoC’s announces the immediate availability of its MIPI Soundwire PHY I/O IP. With this IP, Arasan now provides a Total IP solution for MIPI Soundwire in compliance with the latest Soundwire Specifications v1.2

MIPI SoundWire protocol is a simple, unified audio interface that has evolved to numerous markets, especially mobile applications to replace several high pin-count connections, allowing for scalability and flexibility, improved power consumption, and decreased latency. MIPI SoundWire is ideal for a wide range of devices such as personal computers, high-end cellphones, headphones, and hearing aids, ranging from low-cost, low-bandwidth peripherals to high-performance audio codec.

Pollo AI Launches Video-to-Video Feature, Revolutionizing Creative AI Video Creation and Outshining Competitors

Dec 20, 2024

Backflip Releases AI Model That Turns Text Into Physical Reality, Backed By $30 Million from NEA and Andreessen Horowitz

Dec 20, 2024

Equinix Collaborates with Dell Technologies to Help Enterprises Deploy Flexible and Scalable AI Infrastructure

Dec 19, 2024

Prev Next 1 of 40,659

Arasan’s Soundwire Phy v1.2 comprises PHY Host IP with 1 clock lane, 1 data lane and PHY Device IP with 1 clock lane, 3 data lanes. It seamlessly integrates with Arasan’s Soundwire Host and Device Controller. Arasan’s Soundwire PHY features a programmable delay for high-Z to driving data timing and for accommodation of time to enable Data output signal edge on Clock input, capability for both synchronous and self-timed turn off data output, one-shot with programmable pulse width for self-timed turn off data output. It supports 1.8V +/-10% supply for IOs and 0.8V +/-10% supply for core.

[To share your insights with us, please write to sghosh@martechseries.com]